Launched in 2004, dmesgd aims to provide a user-submitted repository of searchable *BSD dmesgs. The dmesg(8) command displays the system message buffer's content, and during boot a copy is saved to /var/run/dmesg.boot. This buffer contains the operating system release, name and version, a list of devices identified, plus a whole host of other useful information. We hope others find this resource useful and further contribute to its growth. Contact us at [ admin at lists dot nycbug dot org ].
Date: 2019-11-10 10:40:29
From: mikael
Description: Nvidia Jetson Nano FreeBSD 13-current
---<<BOOT>>---
KDB: debugger backends: ddb
KDB: current backend: ddb
Copyright (c) 1992-2019 The FreeBSD Project.
Copyright (c) 1979, 1980, 1983, 1986, 1988, 1989, 1991, 1992, 1993, 1994
The Regents of the University of California. All rights reserved.
FreeBSD is a registered trademark of The FreeBSD Foundation.
FreeBSD 13.0-CURRENT #11 r354554M: Sun Nov 10 11:31:44 CET 2019
miki@acheron:/usr/obj/usr/src/arm64.aarch64/sys/JETSON-TX1 arm64
FreeBSD clang version 9.0.0 (tags/RELEASE_900/final 372316) (based on LLVM 9.0.0)
WARNING: WITNESS option enabled, expect reduced performance.
VT: init without driver.
Starting CPU 1 (1)
Starting CPU 2 (2)
Starting CPU 3 (3)
FreeBSD/SMP: Multiprocessor System Detected: 4 CPUs
arc4random: WARNING: initial seeding bypassed the cryptographic random device because it was not yet seeded and the knob 'bypass_before_seeding' was enabled.
random: entropy device external interface
kbd0 at kbdmux0
ofwbus0: <Open Firmware Device Tree>
simplebus0: <Flattened device tree simple bus> mem 0x50000000-0x50033fff irq 2,3 on ofwbus0
ofw_clkbus0: <OFW clocks bus> on ofwbus0
clk_fixed0: <Fixed clock> on ofw_clkbus0
ofw_regulator_bus0: <OFW regulators bus> on ofwbus0
regfix0: <Fixed Regulator> on ofw_regulator_bus0
regfix1: <Fixed Regulator> on ofw_regulator_bus0
regfix2: <Fixed Regulator> on ofw_regulator_bus0
regfix3: <Fixed Regulator> on ofw_regulator_bus0
regfix4: <Fixed Regulator> on ofw_regulator_bus0
regfix5: <Fixed Regulator> on ofw_regulator_bus0
psci0: <ARM Power State Co-ordination Interface Driver> on ofwbus0
gic0: <ARM Generic Interrupt Controller> mem 0x50041000-0x50041fff,0x50042000-0x50043fff,0x50044000-0x50045fff,0x50046000-0x50047fff irq 4 on ofwbus0
gic0: pn 0x2, arch 0x2, rev 0x1, implementer 0x43b irqs 224
lic0 mem 0x60004000-0x6000403f,0x60004100-0x6000413f,0x60004200-0x6000423f,0x60004300-0x6000433f,0x60004400-0x6000443f,0x60004500-0x6000453f on ofwbus0
car0: <Tegra Clock Driver> mem 0x60006000-0x60006fff on ofwbus0
tegra210_pll_recalc: pllP_out0 (0x48115408, 0x00040010) - m: 8, n: 85, p: 1 (1): e: 1, r: 0, o: 0 - locked
tegra210_pll_set_freq: pllA requested freq: 564480000, input freq: 38400000
plla_set_freq: m: 3, n: 44, p: 1
tegra210_pll_recalc: pllA (0x4c102c03, 0x12000000) - m: 3, n: 44, p: 1 (1): e: 1, r: 0, o: 0 - locked
Cannot set frequency for clk: pllA_out0_div, error: 34
car0: Cannot set frequency for pllA_out0: 34
tegra210_pll_set_freq: pllREFE requested freq: 672000000, input freq: 38400000
pllrefe_set_freq: m: 1, n: 17, p: 1
tegra210_pll_recalc: pllREFE (0x40001101, 0x58000000) - m: 1, n: 17, p: 1 (0): e: 1, r: 0, o: 0 - locked
tegra210_pll_recalc: pllU (0x4be11902, 0x60000000) - m: 2, n: 25, p: 1 (1): e: 1, r: 0, o: 0 - locked
tegra210_pll_set_freq: pllDP_out0 requested freq: 270000000, input freq: 38400000
Cannot set frequency for clk: pllDP_out0, error: 6
tegra210_pll_recalc: pllDP_out0 (0x00041401, 0x40000000) - m: 1, n: 20, p: 1 (0): e: 0, r: 0, o: 0 - unlocked
car0: Cannot set frequency for pllDP_out0: 6
abpmisc0 mem 0x70000800-0x70000863,0x70000008-0x7000000b on ofwbus0
efuse0 mem 0x7000f800-0x7000fbff on ofwbus0
efuse0: Speedo revision: 0
TEGRA SKU Info:
chip_id: 33
sku_id: 0
cpu_process_id: 0
cpu_speedo_id: 0
cpu_speedo_value: 2100
cpu_iddq_value: 762
soc_process_id: 0
soc_speedo_id: 0
soc_speedo_value: 1900
soc_iddq_value: 851
gpu_process_id: 0
gpu_speedo_id: 0
gpu_speedo_value: 2038
gpu_iddq_value: 868
revision: A02
generic_timer0: <ARMv8 Generic Timer> irq 89,90,91,92 on ofwbus0
Timecounter "ARM MPCore Timecounter" frequency 19200000 Hz quality 1000
Event timer "ARM MPCore Eventtimer" frequency 19200000 Hz quality 1000
gpio0: <Tegra GPIO Controller> mem 0x6000d000-0x6000dfff irq 21,22,23,24,25,26,27,28 on ofwbus0
gpiobus0: <OFW GPIO bus> on gpio0
pmc0: <Tegra PMC> mem 0x7000e400-0x7000e7ff on ofwbus0
pinmux0: <Tegra pin configuration> mem 0x700008d4-0x70000b6f,0x70003000-0x70003293 on ofwbus0
iichb0 mem 0x7000c500-0x7000c5ff irq 67 on ofwbus0
iicbus0: <OFW I2C bus> on iichb0
iichb1 mem 0x7000c700-0x7000c7ff irq 68 on ofwbus0
iichb1: bus clear timeouted
iichb1: bus clear failed
iicbus1: <OFW I2C bus> on iichb1
iichb2 mem 0x7000d000-0x7000d0ff irq 69 on ofwbus0
iicbus2: <OFW I2C bus> on iichb2
xusbpadctl0: <Tegra XUSB phy> mem 0x7009f000-0x7009ffff on ofwbus0
uphy_pex_enable: Entry (0)
gpio1: <MAX77620 PMIC> at addr 0x78 irq 105 on iicbus2
gpio1: MAX77620 version - OTP: 0x35, ES: 0x81
gpio1: Regulator VDD_SOC: voltage: 1075000 uV
gpio1: FPS source: 1, mode: 3, ramp delay: 27500
gpio1: Regulator VDD_DDR_1V1_PMIC: voltage: 1125000 uV
gpio1: FPS source: 0, mode: 3, ramp delay: 27500
gpio1: Regulator VDD_PRE_REG_1V35: voltage: 1350000 uV
gpio1: FPS source: 1, mode: 3, ramp delay: 27500
gpio1: Regulator VDD_1V8: voltage: 1800000 uV
gpio1: FPS source: 0, mode: 3, ramp delay: 27500
gpio1: Regulator AVDD_SYS_1V2: voltage: 1200000 uV
gpio1: FPS source: 3, mode: 0, ramp delay: 100000
gpio1: Regulator VDD_PEX_1V05: voltage: 1050000 uV
gpio1: FPS source: 3, mode: 3, ramp delay: 100000
gpio1: Regulator VDDIO_SDMMC: voltage: 3300000 uV
gpio1: FPS source: 3, mode: 3, ramp delay: 100000
gpio1: Regulator VDD_RTC: voltage: 1000000 uV
gpio1: FPS source: 0, mode: 3, ramp delay: 100000
gpio1: Regulator AVDD_1V05_PLL: voltage: 850000 uV
gpio1: FPS source: 1, mode: 3, ramp delay: 100000
gpio1: Regulator AVDD_SATA_HDMI_DP_1V05: voltage: 850000 uV
gpio1: FPS source: 1, mode: 3, ramp delay: 100000
gpiobus1: <OFW GPIO bus> on gpio1
rtc0: <MAX77620 RTC> at addr 0xd0 on iicbus2
rtc0: registered as a time-of-day clock, resolution 1.000000s
soctherm0: <Tegra temperature sensors> mem 0x700e2000-0x700e25ff,0x60006000-0x600063ff irq 93 on ofwbus0
pcib0: <Nvidia Integrated PCI/PCI-E Controller> mem 0x1003000-0x10037ff,0x1003800-0x1003fff,0x2000000-0x11ffffff irq 0,1 on ofwbus0
pmc0: Timeout when waiting on power up
pmc0: Attempt to remove clamping for unpowered partition.
uphy_pex_enable: Entry (1)
uphy_pex_enable: Entry (2)
pci0: <PCI bus> on pcib0
pcib0: route pin 1 for device 0.0 to 106
pcib0: route pin 1 for device 1.0 to 107
pcib1: <PCI-PCI bridge> irq 106 at device 0.0 on pci0
pci1: <PCI bus> on pcib1
pcib2: <PCI-PCI bridge> irq 107 at device 1.0 on pci0
pcib0: failed to reserve resource for pcib2
pcib2: failed to allocate initial I/O port window: 0-0xfff
pci2: <PCI bus> on pcib2
re0: <RealTek 8168/8111 B/C/CP/D/DP/E/F/G PCIe Gigabit Ethernet> at device 0.0 on pci2
re0: Using 1 MSI message
re0: Chip rev. 0x54000000
re0: MAC rev. 0x00100000
miibus0: <MII bus> on re0
rgephy0: <RTL8251/8153 1000BASE-T media interface> PHY 1 on miibus0
rgephy0: none, 10baseT, 10baseT-FDX, 10baseT-FDX-flow, 100baseTX, 100baseTX-FDX, 100baseTX-FDX-flow, 1000baseT-FDX, 1000baseT-FDX-master, 1000baseT-FDX-flow, 1000baseT-FDX-flow-master, auto, auto-flow
re0: Using defaults for TSO: 65518/35/2048
re0: Ethernet address: [_MAC_XXXXXXXXXX]
gpioc0: <GPIO controller> on gpio0
uart0: <Non-standard ns8250 class UART with FIFOs> mem 0x70006000-0x7000603f uart0: console (115384,n,8,1)
iicbus0: <unknown card> at addr 0xa0
iicbus0: <unknown card> at addr 0xae
iic0: <I2C generic I/O> on iicbus0
iic1: <I2C generic I/O> on iicbus1
gpioc1: <GPIO controller> on gpio1
iic2: <I2C generic I/O> on iicbus2
mc0: <Tegra Memory Controller> mem 0x70019000-0x70019fff irq 76 on ofwbus0
xhci0: <Nvidia Tegra XHCI controller> mem 0x70090000-0x70097fff,0x70098000-0x70098fff,0x70099000-0x70099fff irq 79,80 on ofwbus0
pmc0: Timeout when waiting on power up
pmc0: Attempt to remove clamping for unpowered partition.
pmc0: Timeout when waiting on power up
pmc0: Attempt to remove clamping for unpowered partition.
uphy_pex_enable: Entry (3)
xhci0: Falcon firmware version: 50.20.0003, (10/8/2015 9:47:54 UTC)
xhci0: 64 bytes context size, 32-bit DMA
usbus0 on xhci0
sdhci0: <Tegra SDHCI controller> mem 0x700b0000-0x700b01ff irq 81 on ofwbus0
mmc0: <MMC/SD bus> on sdhci0
cpulist0: <Open Firmware CPU Group> on ofwbus0
cpu0: <Open Firmware CPU> on cpulist0
tegra210_pll_recalc: pllX_out0 (0x48003502, 0x00040000) - m: 2, n: 53, p: 1 (0): e: 1, r: 0, o: 0 - locked
tegra210_coretemp0: <CPU Thermal Sensor> on cpu0
tegra210_cpufreq0: <CPU Frequency Control> on cpu0
cpu1: <Open Firmware CPU> on cpulist0
tegra210_coretemp1: <CPU Thermal Sensor> on cpu1
cpu2: <Open Firmware CPU> on cpulist0
tegra210_coretemp2: <CPU Thermal Sensor> on cpu2
cpu3: <Open Firmware CPU> on cpulist0
tegra210_coretemp3: <CPU Thermal Sensor> on cpu3
cryptosoft0: <software crypto>
Timecounters tick every 1.000 msec
usbus0: 5.0Gbps Super Speed USB v3.0
ugen0.1: <Nvidia XHCI root HUB> at usbus0
uhub0 on usbus0
uhub0: <Nvidia XHCI root HUB, class 9/0, rev 3.00/1.00, addr 1> on usbus0
mmcsd0: 16GB <SDHC USD 1.0 SN 427F76E6 MFG 03/2018 by 116 J`> at mmc0 48.0MHz/4bit/65535-block
Release APs...done
CPU 0: ARM Cortex-A57 r1p1 affinity: 0
Trying to mount root from ufs:gpt/rootfs []...
Instruction Set Attributes 0 = <CRC32,SHA2,SHA1,AES+PMULL>
Instruction Set Attributes 1 = <>
Processor Features 0 = <AdvSIMD,FP,EL3 32,EL2 32,EL1 32,EL0 32>
Processor Features 1 = <>
Memory Model Features 0 = <TGran4,TGran64,SNSMem,BigEnd,16bit ASID,16TB PA>
Memory Model Features 1 = <8bit VMID>
Memory Model Features 2 = <32bit CCIDX,48bit VA>
Debug Features 0 = <2 CTX BKPTs,4 Watchpoints,6 Breakpoints,PMUv3,Debugv8>
Debug Features 1 = <>
Auxiliary Features 0 = <>
Auxiliary Features 1 = <>
CPU 1: ARM Cortex-A57 r1p1 affinity: 1
CPU 2: ARM Cortex-A57 r1p1 affinity: 2
CPU 3: ARM Cortex-A57 r1p1 affinity: 3
WARNING: WITNESS option enabled, expect reduced performance.
uhub0: 9 ports with 9 removable, self powered
/etc/rc: WARNING: hostid: unable to figure out a UUID from DMI data, generating a new one
ugen0.2: <Generic 4-Port USB 3.1 Hub> at usbus0
uhub1 on uhub0
uhub1: <Interrupt In Interface> on usbus0
uhub1: 4 ports with 4 removable, self powered
ugen0.3: <Generic 4-Port USB 2.1 Hub> at usbus0
uhub2 on uhub0
uhub2: <Generic 4-Port USB 2.1 Hub, class 9/0, rev 2.10/1.20, addr 1> on usbus0
uhub2: MTT enabled