NYC*BUG dmesgd

Launched in 2004, dmesgd aims to provide a user-submitted repository of searchable *BSD dmesgs. The dmesg(8) command displays the system message buffer's content, and during boot a copy is saved to /var/run/dmesg.boot. This buffer contains the operating system release, name and version, a list of devices identified, plus a whole host of other useful information. We hope others find this resource useful and further contribute to its growth. Contact us at [ admin at lists dot nycbug dot org ]. Note that this site is not a substitute for sending the dmesg directly to the respective project.

---

Date: 2026-01-04 15:11:17
From: vincele
Description: OpenBSD 7.8 on Radxa E20C

OpenBSD 7.8 (RAMDISK) #38: Sun Oct 12 18:49:37 MDT 2025
    [_EMAIL_XXXXXXXXXXXXXXXX]:/usr/src/sys/arch/arm64/compile/RAMDISK
real mem  = 1069989888 (1020MB)
avail mem = 996511744 (950MB)
random: good seed from bootblocks
mainbus0 at root: Radxa E20C
psci0 at mainbus0: PSCI 1.1, SMCCC 1.2, SYSTEM_SUSPEND
efi0 at mainbus0: UEFI 2.11
efi0: Das U-Boot rev 0x20260100
smbios0 at efi0: SMBIOS 3.7.0
smbios0: vendor U-Boot version "2026.01-rc3-00026-g31bf4a1c3087" date 01/01/2026
smbios0: radxa Radxa E20C
cpu0 at mainbus0 mpidr 0: ARM Cortex-A53 r0p4
cpu0: 32KB 64b/line 2-way L1 VIPT I-cache, 32KB 64b/line 4-way L1 D-cache
cpu0: 256KB 64b/line 16-way L2 cache
cpu0: CRC32,SHA2,SHA1,AES+PMULL,ASID16
scmi0 at mainbus0: SCMI 2.0
"shmem" at mainbus0 not configured
rkpinctrl0 at mainbus0: no registers
"fit-images" at mainbus0 not configured
"firmware" at mainbus0 not configured
"opp-table-gpu" at mainbus0 not configured
agtimer0 at mainbus0: 24000 kHz
"clock-xin24m" at mainbus0 not configured
"clock-gmac50m" at mainbus0 not configured
simplebus0 at mainbus0: "soc"
ampintc0 at simplebus0 nirq 224, ncpu 4: "interrupt-controller"
syscon0 at simplebus0: "qos"
syscon1 at simplebus0: "qos"
syscon2 at simplebus0: "qos"
syscon3 at simplebus0: "qos"
syscon4 at simplebus0: "qos"
syscon5 at simplebus0: "qos"
syscon6 at simplebus0: "qos"
syscon7 at simplebus0: "qos"
syscon8 at simplebus0: "qos"
syscon9 at simplebus0: "qos"
syscon10 at simplebus0: "qos"
syscon11 at simplebus0: "qos"
syscon12 at simplebus0: "qos"
syscon13 at simplebus0: "qos"
syscon14 at simplebus0: "qos"
syscon15 at simplebus0: "qos"
syscon16 at simplebus0: "qos"
syscon17 at simplebus0: "qos"
syscon18 at simplebus0: "qos"
syscon19 at simplebus0: "qos"
syscon20 at simplebus0: "qos"
syscon21 at simplebus0: "qos"
syscon22 at simplebus0: "qos"
syscon23 at simplebus0: "qos"
syscon24 at simplebus0: "qos"
syscon25 at simplebus0: "qos"
syscon26 at simplebus0: "qos"
syscon27 at simplebus0: "qos"
syscon28 at simplebus0: "qos"
syscon29 at simplebus0: "qos"
syscon30 at simplebus0: "qos"
syscon31 at simplebus0: "qos"
syscon32 at simplebus0: "syscon"
syscon33 at simplebus0: "syscon"
rkclock0 at simplebus0
rkclock_set_frequency(rkclock0, 372, 32768)
rkclock_set_frequency(rkclock0, 2, 1188000000)
rkclock_set_frequency(rkclock0, 3, 1000000000)
rkclock_set_frequency(rkclock0, 1, 996000000)
rkclock_set_frequency(rkclock0, 5, 408000000)
rkclock_set_frequency(rkclock0, 11, 250000000)
rkclock_set_frequency(rkclock0, 15, 500000000)
rkclock_set_frequency(rkclock0, 9, 150000000)
rkclock_set_frequency(rkclock0, 12, 300000000)
rkclock_set_frequency(rkclock0, 13, 340000000)
rkclock_set_frequency(rkclock0, 14, 400000000)
rkclock_set_frequency(rkclock0, 16, 600000000)
rkclock_set_frequency(rkclock0, 122, 50000000)
rkclock_set_frequency(rkclock0, 121, 100000000)
rkclock_set_frequency(rkclock0, 76, 500000000)
syscon34 at simplebus0: "syscon"
syscon35 at simplebus0: "power-management"
"power-controller" at syscon35 not configured
"gpu" at simplebus0 not configured
com0 at simplebus0: dw16550, 64 byte fifo
com0: console
rkiic0 at simplebus0
iic0 at rkiic0
"belling,bl24c16a" at iic0 addr 0x50 not configured
rkpwm0 at simplebus0
rkpwm1 at simplebus0
"adc" at simplebus0 not configured
dwqe0 at simplebus0 gmac 1: rev 0x51, address aa:bb:zo:rg:lu:bb
ytphy0 at dwqe0 phy 1: YT8531, rev. 11
dwmshc0 at simplebus0
dwmshc0: SDHC 4.20, 200 MHz base clock
sdmmc0 at dwmshc0: 8-bit, sd high-speed, mmc high-speed, dma
dwmmc0 at simplebus0: 49 MHz base clock
sdmmc1 at dwmmc0: 4-bit, sd high-speed, mmc high-speed, dma
"dma-controller" at simplebus0 not configured
"rng" at simplebus0 not configured
"nvmem" at simplebus0 not configured
"adc-keys" at mainbus0 not configured
"gpio-keys" at mainbus0 not configured
"leds" at mainbus0 not configured
"regulator-0v9-vdd" at mainbus0 not configured
"regulator-1v1-vcc-ddr" at mainbus0 not configured
"regulator-1v8-vcc" at mainbus0 not configured
"regulator-3v3-vcc" at mainbus0 not configured
"regulator-5v0-vcc-sys" at mainbus0 not configured
"regulator-vccio-sd" at mainbus0 not configured
"regulator-vdd-arm" at mainbus0 not configured
"regulator-vdd-logic" at mainbus0 not configured
"binman" at mainbus0 not configured
"dmc" at mainbus0 not configured
scsibus0 at sdmmc0: 2 targets, initiator 0
sd0 at scsibus0 targ 1 lun 0: <Samsung, 8GTF4R, 0000>
sd0: 7456MB, 512 bytes/sector, 15269888 sectors
scsibus1 at sdmmc1: 2 targets, initiator 0
sd1 at scsibus1 targ 1 lun 0: <SD/MMC, 00000, 0010> removable
sd1: 30528MB, 512 bytes/sector, 62521344 sectors
softraid0 at root
scsibus2 at softraid0: 256 targets
root on rd0a swap on rd0b dump on rd0b
WARNING: CHECK AND RESET THE DATE!
erase ^?, werase ^W, kill ^U, intr ^C, status ^T

Welcome to the OpenBSD/arm64 7.8 installation program.
(I)nstall, (U)pgrade, (A)utoinstall or (S)hell? s

All comments/news/posts are the property of their individual owner and is presented without warranty of suitability, and solely as an informational resource.
This site Copyright © 2004-2025 NYC*BUG.